![]() Add in that 1 or their two attacks is via SMT, I think ASi is probably pretty safe from this. I won't say this attack is impossible on Apple Silicon but as you say, it would be more difficult-probably much more difficult. Intel famously paid hundreds of millions of dollars to recall its Pentium processors after the 1994 discovery of the 'FDIV bug' that revealed rare but real calculation errors. That complexity isn't there in the M1 or any Arm RISC system. Meanwhile, the Spectre flaw is present on Intel, AMD and ARM processors used in mobile phones and desktop. I was reading as much of the white paper as I could understand without doing further research and my conclusion is that even if the M1 is using a micro-op cache, the authors are using the x86 ISA complexity as a way of detecting micro-op cache hits and misses. Google estimated Meltdown would affect almost every Intel processor built since 1995. This is also one of the main reasons M1 has such amazing single threaded performance since it isn’t limited by the decoder. The x86 ISA should die already. The flaws, which researchers have code-named Meltdown and Spectre, relate to how a CPU handles tasks that it thinks your PC will need to perform in the future, known as speculative execution. Both Spectre and Meltdown take advantage of the ability to extract information from instructions that have executed on a CPU using the CPU cache as a side-channel. 8th gen is still Meltdown-vulnerable, 9th gen, at least 9600, 97 are fixed. Meltdown vulnerable cpus are that avoidable ones, support to them isnt guaranteed as they are fundamentally broken. Micro-ops are fixed length and shouldn’t require much caching unlike Intel/AMD. CPU hardware implementations are vulnerable to side-channel attacks referred to as Meltdown and Spectre. Major flaw in Intel processor that affect consumer grade cpus is only one specific part of Spectre, called Meltdown. The memory model of ARM makes these types of attacks more difficult. Since Apple's ARM SoC cores don't use SMT, it looks like they are safe from this. Meanwhile, Microsoft is expected to publicly. Programmers are scrambling to overhaul the open-source Linux kernel's virtual memory system. Someone with more knowledge of Arm CPU Architecture should chime in.Įdit: And apparently SMT (also known as hyper-threading) is involved. Final update A fundamental design flaw in Intel's processor chips has forced a significant redesign of the Linux and Windows kernels to defang the chip-level security bug. In general RISC CPUs have much simpler decoding so it is possible that micro-ops aren't cached at all or the cache structure is much simpler. Meltdown is a vulnerability allowing a process to read. ![]() The caching of micro-ops is the source of this vulnerability. In the most basic definition, Spectre is a vulnerability allowing for arbitrary locations in the allocated memory of a program to be read. I know that Apple's Arm CPUs use micro-ops but I don't know anything about if or how they are cached.
0 Comments
Leave a Reply. |
AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |